ABSTRACT In this paper, the 2-D materials-based lateral TFETs are holistically assessed by co-optimizing the material parameters, device designs, and digital circuit figure-of-merits, e.g., energy consumption and delay. Effect of material parameters such as effective mass and bandgap are studied using a two-band quantum simulation approach in the ballistic regime. The selection of 2-D material parameters is discussed from the energy-delay perspective. Single-gate and double-gate 2-D TFETs are compared with the optimum material parameters. Using a simple analytical model for 2-D TFETs, the quantum simulation results for different materials and device designs are analyzed. We show that the gate-to-source fringing fields play a significant role in 2-D TFETs performance. To mitigate the effect of fringing fields on tunneling lengths, an interfacial layer (IL) is introduced between high-κ and 2-D material, resulting a 3-4× increase in ON current. Using circuit-level metrics, we show that a tri-layer black phosphorus (BP) TFET using IL can outperform monolayer BP MOSFETs for the supply voltages below 0.5 V.
I. INTRODUCTION
Tunnel FETs have been investigated extensively as they promise sub-60 mV/dec sub-threshold swing (SS) at roomtemperature, a key to scale supply voltages below 0.5 V [1] . However, ON currents in TFETs are well below that of MOSFET. To achieve reasonable ON currents in TFETs, we need higher transmission probability using lower effective mass and lower bandgap materials with good electrostatics. III-V material based gate-all-around TFETs promise both lower effective mass/bandgap, and excellent electrostatics. Alternatively, 2D materials are considered for TFETs due to their atomic thickness, which offer better scalability in comparison to Si and III-V materials [2] . Moreover, an extensive list of 2D materials with different effective masses and bandgap openings provide multiple alternatives for the material selection [3] .
To design a high-performance 2D material based TFET, it is imperative to choose the right 2D material with the optimum bandgap and effective mass [4] . A lower bandgap and higher effective mass 2D material has been reported to offer higher inter-band tunneling currents than lower effective mass and higher bandgap 2D materials [5] . However, to estimate the performance limit of different 2D materials for TFETs, a study accounting for circuit and system level parameters is required. The performance of 2D TFETs can be further boosted by designing the device for good electrostatics and enhanced transmission probabilities. Therefore, a 2D material based double-gate (DG) device is expected to have higher ON currents than single-gate (SG) device, as in the case of bulk materials [6] . However, in case of atomically thin 2D channels, fringing fields are reported to play a significant role in the electrostatic control of 2D material based devices [7] . Therefore, to achieve an optimum device design for 2D TFETs, a study comparing both single-gate and double-gate device options is required.
In this work, we address the selection of right 2D material and device design for n-channel TFETs from the circuitlevel perspective. The circuit level figure-of-merits (FOMs) are estimated based on device level characteristics of 2D TFETs obtained from the quantum transport framework, further accounting for system level parameters such as activity factor, and logical depth. The first part of the paper provides a detailed explanation on material & device modeling of 2D TFETs for different effective mass and bandgap materials, and a framework for circuit level FOMs estimation. In second part, we first discuss the selection of right 2D material both from device-level (ON current) and circuitlevel (energy-delay product, delay) perspectives. For device design guidelines, both SG and DG device options with 2D materials are compared and thoroughly analyzed. To further boost the performance of 2D TFETs, new device solutions are proposed. Lastly, we assess both black phosphorus and WTe 2 based TFETs by combining different device solutions and then, benchmark the 2D TFETs with monolayer BP FETs using energy-delay figure-of-merits.
II. MODELING AND SIMULATION
To estimate the performance of 2D TFETs for energyefficient digital circuits, the calculation of circuit-level figure-of-merits using device-level characteristics is discussed. Then, we present the material modeling framework to find the optimum material parameters using two-band tight binding (TB) Hamiltonian with a quantum transport simulation framework based on self-consistent solution of Poisson and Schrödinger equation in non-equilibrium Green's function framework [8] . Next, a simple device modeling approach is discussed in order to analyze the quantum simulation results.
A. CIRCUIT-LEVEL ESTIMATION
To assess the impact of material and device design parameters of 2D TFETs in digital circuits, we choose delay and energy-delay product (EDP) as circuit level figure-of-merits. We estimate these circuit level metrics for a generic digital circuit architecture, where a CMOS inverter chain represents the critical path of the combinational block, with balanced pand n-type 2D TFETs [9] . The number of inverter stages in the critical path is designated as logical depth (L D ). In order to directly assess the impact of material or device design parameters, we normalize the delay and energy-consumption by the total capacitance, which is a reasonable assumption for the scaled technology nodes where the total capacitance is dominated by the device parasitic and back-end-of-line (BEOL) capacitances rather than the intrinsic device capacitance. We can then write the normalized delay of the critical path and total energy per operation of the combinational block in terms of device-level parameters as [9] : 
Here, EDP signifies that energy and speed are equally weighed for the energy-efficient logic design.
B. MATERIAL MODELING
To study the impact of the material parameters on the circuitlevel metrics, we use a two-band (conduction and valence) Hamiltonian with the quantum transport simulation framework [8] . The two-band Hamiltonian for an anisotropic effective mass two-dimensional material with hexagonal lattice can be written as a 2x2 Hamiltonian matrix [7] , [10] :
where E cm , and E vm denote the bottom of conduction band, and top of the valence band. Further, bandgap (E G ) of the material can be expressed as:
Here, the f (k) function, due to nearest neighbors, can be written as:
Here, t 1 , t 2 represents hopping energies in x and y direction respectively, which are calculated using the effective masses in x and y directions and bandgap of 2D material. Here, k x , and k y are wave vectors in x & y directions, while a denotes the lattice constant of the two-dimensional hexagonal lattice. Further, using secular equation, we obtain the dispersion relation for the two-band model given as:
In order to calculate t 1 and t 2 for given effective masses in x and y direction, we use the parabolic effective mass approximation with the two-band model as:
where m * x and m * y denotes the reduced effective mass in x and y direction. Using eq. (6), (7), (8) , and by taking limit of the second derivative at the minimum energy k-point, we can calculate t 1 and t 2 for given m * x , m * y , and E G as:
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C. DEVICE MODELING
Using the above device simulation framework, we can assess the impact of material parameters, compare different device architectures, and optimize a chosen device architecture. To get an insight into the device simulation results, we utilize an analytical modeling framework for 2D lateral TFETs, where the drain current per unit width (I D ) is calculated using the WKB approximation and can be written as follows [5] :
where, V R and E eff represent the reverse bias voltage and electric field at the source-channel tunnel junction, respectively. The coefficients a, b, and c depend on the material parameters and can be given as:
here, m * yR denotes the reduced effective mass in the transverse direction, calculated as:
, where m * cy and m * vy represent the electron transverse effective mass in the conduction and valence band, respectively.
To calculate the drain current from eq. (10) for a given 2D material, we need to extract V R and E eff from the device simulations. Fig. 1(a) shows the schematic of a generic 2D material-based single-gate lateral TFET with E G of 0.6 eV, and m * x , m * y of 0.3 m 0 . Here, a low doping concentration for drain region is used to reduce ambipolar currents at higher V DS . Furthermore, we assume ohmic metal contacts and abrupt uniform doping profile in the source and drain extensions to project the maximum achievable performance of 2D TFETs. Fig. 1(b) illustrates the energy band-diagram of a 2D TFET in OFF (symbols) and ON states (solid) along the device length by taking a y-cutline at the middle of the 2D material. It depicts the electron energy of conduction & valence bands (left) with absolute value of the electric field (right) along the device length. Here, V R is calculated by subtracting the conduction band energy in channel from the valence band energy in source and E eff is computed by averaging the absolute electric field values ( Fig. 1(b) the device simulation results and guidance in designing 2D TFETs.
III. RESULTS AND DISCUSSION
To holistically assess the two-dimensional materials based TFETs for energy-efficient digital circuits, we need to co-optimize the material parameters, device designs and energy-delay metrics. Firstly, the selection of optimum material parameters such as carrier effective mass (m * x , m * y ) and E G are discussed from both device and circuit perspective. Using the optimum material parameters, we then compare different device architectures and propose device designs to further boost the performance of 2D TFETs. Lastly, the selection of OFF current (I OFF ) and supply voltage (V DD ) to achieve the optimum energy-delay product is discussed.
A. MATERIAL SELECTION
Using the model explained in Section II-B along with quantum simulation framework, we calculate the electrical characteristics of a single-gate 2D material-based TFET ( Fig. 1(a) ) for different materials (i.e., different effective mass and bandgap energies) as shown in Fig. 2(a) . It is observed that bandgap (E G ) plays a crucial role in both VOLUME 6, 2018 981 reducing the OFF current and boosting the ON state current. On the other hand, increasing the effective mass of the material improves the sub-threshold swing ( Fig. 2(a) ), but by diminishing the ON state current. To understand the m *
x and E G trade-off, we plot the minimum leakage current (I OFFmin ) with m * x for different bandgaps ( Fig. 2(b) ). It is shown that for a given E G , the effective mass of the material doesn't significantly affect the off-state current after a certain value. On the other hand, a significant reduction in I OFFmin is exhibited with an increase in E G for a given m * x . Thus, Fig. 2(b) provides guidelines in choosing the effective mass and bandgap of 2D materials for a chosen target I OFF . To satisfy the ITRS LSTP requirements (I OFF = 10 pA/μm), 2D TFETs need 2D materials with a bandgap opening of more than 0.5 eV and the carrier effective mass above 0.1 m 0 for the gate lengths of interest (below 20 nm).
Next, to get an insight into the device simulations, we calculate the average electric field in the tunneling window (E eff ) and the width of the tunneling window (V R ) from the electrostatic potential obtained using the quantum transport simulations. As shown in Fig. 2(c The device simulations in Fig. 2(d) exhibits that a 2D material with higher transverse effective mass results in higher ON state currents. An anisotropy of 4x in the transverse direction effective mass can result up to 66% increase in the ON state current.
Furthermore, to estimate the impact of material parameters on the circuit level FOMs, we calculate τ CP and EDP from the 2D TFET characteristics (Fig. 2 ), using the model explained in Section II-A. Fig. 3(a) presents that the delay of the critical path has a minimum at an optimum effective mass for a chosen E G . It shows that we need higher effective masses for smaller bandgap 2D materials to achieve the optimum performance. This is due to the ambipolar (OFFstate) current which dominates for smaller effective mass 2D materials and degrades the sub-threshold swing resulting in lower ON currents at fixed I OFF . However, at an optimum effective mass for a chosen E G , we observe best of both worlds, i.e., better sub-threshold swing and reasonably higher tunneling probabilities, resulting in higher ON currents and lower delay. With further increase in the effective mass, the delay starts to increase again as I ON starts to reduce due to lower tunneling probabilities. Interestingly, Fig. 3(b) shows that the minimum EDP or energy consumption increases with the bandgap of the material due to the need of higher applied supply voltages to achieve a given performance. Thus, we choose the optimum 2D material parameters as: E G = 0.5 eV and m * x = m * y = 0.4 m 0 , for the chosen gate length of 15 nm. Furthermore, the chosen supply voltage is increased to 0.5 V based on our previous work [9] , where both minimum EDP and higher frequency of operation is reported till 0.5 V.
B. DEVICE DESIGN
Using the optimum material parameters, we compare singlegate and double-gate monolayer (ML) 2D material based TFETs (Fig. 4) . Contrary to the expectation, it is shown in Fig. 4(b) that a SG monolayer 2D TFET offers higher ON currents in comparison to DG monolayer 2D TFET. Fig. 4(b) exhibits that although the sub-threshold characteristics of SG and DG ML 2D TFET are comparable, the ON-state currents 982 VOLUME 6, 2018 for SG ML 2D TFET are higher, indicating higher tunneling probabilities. Fig. 4(c) shows the tunneling probabilities of SG and DG ML 2D TFETs along with the band diagrams and the absolute electric field profile. It is clearly observed that a sharper source-to-channel junction in SG 2D TFET results in both higher tunneling probabilities and higher peak electric field at source-channel junction with respect to DG 2D TFET. The extracted values of E eff and V R for SG, DG 2D TFETs comes out to be 0.505, 0.422 V/nm and 0.49, 0.533 V, respectively. The electric field at source-channel junction can be further enhanced using higher source extension doping concentrations. Fig. 4(d) shows behavior of the ON current and SS with source doping concentrations. It is shown that although the ON currents in DG 2D TFET can be matched with SG 2D TFET by increasing the source doping, the ON currents in single-gate 2D TFET are consistently higher than the ON current in DG 2D TFET for a given source doping concentration.
In order to get a qualitative understanding of higher electric field values observed in SG 2D TFETs, 2D potential profiles in SG and DG device structures for the same crosssection are shown in Fig. 5 . In ON state (i.e., at high V DD = 0.5 V), Fig. 5 shows the gate-to-source potential distribution or the fringing fields originating from gate edge. It is to be noted that the electrostatic potential in the channel shows higher values than V DD as a result of the workfunction engineering which is required to fix the OFF state at V G = 0 V. In ideal condition, the gate electric field lines would be aligned perpendicular to the channel, resulting in nearly zero outer fringing width, and a steep source-channel junction. While in Fig. 5 , it is clearly displayed that the lesser outer fringing width in single-gate device structures result in higher electric fields at source-channel junction, thus higher tunneling probabilities.
In our previous work on 2D FETs in order to reduce the fringing fields, we introduced a low-κ interfacial layer in between High-κ and 2D material, resulting in better electrostatics and enhanced gate-to-channel control [7] . Here, Fig. 6(a) present the gate stacks with 0.5 nm IL and 1.5 nm VOLUME 6, 2018 983 High-κ, i.e., T OX = 2 nm in both SG and DG devices, which need to be carefully designed to mitigate gate tunneling through the gate stack. Fig. 6(b) shows that introducing an IL layer improves both onset voltage (i.e., sub-threshold characteristics) and the ON state (i.e., tunneling probability).
For an equivalent effective-oxide-thickness (EOT), introducing IL results in around 3-4x increase in the ON current. Fig. 6 (c) and (d) indicate an equivalent boost in the transmission probability as the boost in ON currents for both SG and DG devices. A significant reduction in the tunneling distances can be seen in the device structures with IL. As shown in Fig. 7 , shorter tunneling lengths at source/channel junction are achieved by shaping the potential to be steeper at the junction. Fig. 7 exhibits a near ideal case, where the potential distribution is highly rectilinear (i.e., lesser fringing fields) in contrast to With an insight on the fringing fields in monolayer 2D materials based SG and DG device structures, we further study the effect of multi-layer 2D materials on the fringing fields, thus the performance. Using the framework of multi-layer 2D materials as given in [8] with t p = 0 eV, performance of mono-, bi-, and tri-layer 2D TFETs are compared in Fig. 8(a) and (b) . It is demonstrated that ON current increases with the number of layers for a fixed set of material parameters (m * x = m * y = 0.4 m 0 , and E G = 0.5 eV). Although in reality, the material parameters also change with the number of 2D layers, e.g., monolayer 2D materials have larger E G than multi-layer 2D materials [3] . But, we restrict ourselves with the same material parameters for mono-, bi-, and tri-layer 2D TFETs, in order to understand the effect of increasing channel thickness. For single-gate case when transitioning from monolayer to bi-layer, we can observe a significant boost in the ON current due to the increased electric field at the source-channel junction, effectively increasing the transmission probability, as shown in Fig. 8(c) . While the ON current doesn't increase appreciably when transitioning from bi-layer to tri-layer due to the degradation in 2D electrostatics with increasing number of layers, which nullifies the boost in ON current. On the other hand, Fig. 8(b) and (d) show that the double-gate should be the preferred device architecture in case of multi-layer 2D TFETs, as the 2D electrostatics can maintained with DG device, resulting in higher ON currents for tri-layer 2D TFETs than mono-and bi-layer 2D TFETs.
Using the device design guidelines, we then assess the performance of tri-layer 2D materials (Black phosphorus and WTe 2 ) double-gate TFETs due to their attractive material properties. Although it should be noted that semi-conducting WTe 2 in 2H phase and black phosphorus under ambient conditions are reported to be unstable, efforts to stabilize these 2D materials are ongoing. Thus, we choose tri-layer black phosphorus and WTe 2 to project the performance limits of 2D TFETs. As shown in Fig. 9(a) , tri-layer (TL) BP DG TFET exhibits remarkably high ON currents in comparison to tri-layer WTe 2 DG TFETs. Fig. 9(b) indicates that although the peak electric fields at source-channel junction are comparable for both TL BP and WTe 2 TFETs, the transmission probabilities for TL BP are higher than TL WTe 2 . This is due to the superior material properties of TL BP (also indicated by eq. (10)), i.e., smaller transport effective mass (m * x = 0.14 m 0 ) and larger transverse effective mass 984 VOLUME 6, 2018 (m * yR = 1.2 m 0 ) than TL WTe 2 (m * x = m * yR = 0.33 m 0 ), while the bandgap opening in TL WTe 2 (E G = 0.56 eV) is smaller than TL BP (E G = 0.76 eV). Using eq. (10), we get comparable drain currents to the device simulations for E eff ∼ 1 V/nm and corresponding material parameters. Additionally, Fig. 9(a) shows the comparison of TL 2D TFETs with a monolayer BP FET [7] for same device parameters. It is clearly shown that TL BP TFETs can outperform 2D FETs for lower supply voltages, while TL WTe 2 DG TFETs offer higher ON currents than ML BP FETs in sub-0.45 V V DD regime at fixed OFF current.
C. ENERGY-DELAY OPTIMIZATION
Choosing trilayer BP and WTe 2 DG TFETs, we analyze the effect of OFF current and supply voltages on our circuit level metrics in Fig. 10 . We would like to emphasize that the n-TFETs and p-TFETs are assumed to be balanced as mentioned earlier. Therefore, the performance metrics obtained here indicate only the performance of n-TFET across different threshold (or I OFF ) and supply voltages. Interestingly, we observe an EDP minimum (symbol) for both material combinations around I OFF = 10 −3 μA/μm indicating the domination of leakage energy beyond I OFF = 10 −3 μA/μm. Therefore, we choose 10 −3 μA/μm as our new target I OFF . Further, Fig. 10 shows that both delay and EDP decrease monotonically with V DD . TL BP TFETs demonstrate both better delay and EDP across different V DD and I OFF . Moreover, TL BP TFETs remain more energy-efficient than ML BP FETs for a given delay in sub-0.5 V supply voltage regime.
IV. CONCLUSION
In this paper, we have holistically analyzed 2D material based lateral n-TFETs by assessing the impact of the material parameters and different device designs on energy-delay benchmarking with monolayer BP n-FET across different OFF currents and supply voltages. We have shown that 2D TFETs with lower bandgap and higher effective mass display the optimum energy-delay product for a given performance. The anisotropic effective mass 2D materials with relatively smaller bandgap (0.5-0.8 eV) can further boost the performance of 2D TFETs depending on the gate lengths of interest. We have also provided the device design guidelines to further enhance the performance of lateral 2D TFETs. We show that single-gate 2D TFETs can perform better than double-gate 2D TFETs for monolayer 2D channel. However, the double-gate device architecture provides better electrostatic control and thus, performance for multi-layer 2D material TFETs. An analytical model of 2D TFETs is utilized to get insights into the device simulations. Fringing fields are shown to severely limit the performance of 2D TFETs. To mitigate the effect of fringing fields, device architectures with low-κ interfacial layer are introduced, resulting in 3-4x performance boost. Using energy-delay optimization, we show that tri-layer anisotropic effective mass 2D material (e.g., BP) based DG TFETs can outperform monolayer BP FETs in speed for sub-0.6 V supply voltages. However, we would like to emphasize that these high performance 2D lateral TFETs are enabled by high source doping (Fig. 4(d) ), which is still a challenge for 2D materials and is being actively investigated.
